A simple measurement method is proposed for extracting capacitances in nanometer-scale metal-oxide-semiconductor field-effect transistors (MOSFETs). The method utilizes two serially connected MOSFETs and an optional metal layer (upper gate) above the intermediate node between MOSFETs [ Figure  1 (a)], and therefore does not rely on the conventional large-area test devices for capacitance extraction. Gate-drain overlap capacitance and capacitances around the intermediate node, including one related to the metal layer, can be obtained by measuring the transfer current when two MOSFETs are alternately turned on with high-frequency pulses shown in Figure 1(b) .
A simple measurement method is proposed for extracting capacitances in nanometer-scale metal-oxide-semiconductor field-effect transistors (MOSFETs). The method utilizes two serially connected MOSFETs and an optional metal layer (upper gate) High sensitivity in the order of attofarad is demonstrated using devices fabricated by 150-nm silicon-on-insulator (SOI) complementary metal-oxide-semiconductor (CMOS) technology, and the dependencies of capacitance values on device dimensions were investigated. For MOSFETs with gate length of 140~300 nm, channel width of 320 nm, gate spacing of 300~420 nm and gate oxide thickness of 2.5~5.0 nm, C lg1 and C lg2 are found to be affected by the gate oxide thickness, but are not by the gate length or gate spacing. It is also found that C ug depends on the gate spacing, and C Σ ' depends both on the gate spacing and gate oxide thickness. The smallest device with gate length of 140 nm, channel width of 320 nm and gate spacing of 300 nm showed the total capacitance around the intermediate node of 75 aF.
This small node capacitance indicates that the kT/C noise amounts to 7.4 mV at room temperature, and the signal level should be higher than 230 mV for stable operation of large-scale integrated circuits accordng to Natori's criterion (1) . The small node capacitance may also lead to the single-electron charging effect at a temperature below 12 K. This should cause quantizaiton of the transfer current in the unit of ef (an electronic charge multipled by the pulse frequency) (2) .
In conclusion, the proposed method is useful not only in optimizing the high-frequency performance of the scale-down MOSFETs, but also in estimating the instability and single-electron charging effect in nanometer-scale circuits.
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